

ARM 가 , , , ,
 , 32-Bit RISC
 Advanced RISC Machines ARM 가
 ARM7
 ARM7

ARM7

1. ARM7

(1) 32Bit RISC

ARM7 32 32
 , ARM Core

32
 Memory Management Unit 24

(2) Big/Little Endian

CPU 가
 Little Endian
 CPU 가
 Big Endian ARM7

(3) High Performance RISC

ARM7 3V 25MHz
 17MIPS가

(4) Fast Interrupt Response

FAST

(5) Excellent high level language support
C

++ --

(6) Simple & Powerful Instruction Set

ARM 가 ,
 . 4 11
 가


2. ARM7

ARM7 32 가 ALU, Booth's

Address Incrementer

- The read and write data register blocks
- The instruction decoder and control logic
- The multi-port register bank
- The Booth's multiplier
- The barrel shifter
- The Arithmetic Logic Unit ALU

The address register and address incrementer



1. ARM7 Core block diagram

(1)

ARM7 31 32Bit 가 .
6 Status

(2) ALU

32Bit 가 ALU가 . ALU
Barrel Shifter ALU


Barrel Shifter

ARM7 2 , CPU
, ARM7

(3) Booth's

32 Booth's 가 .
32 , 32
가 32

, 32 가
. ARM7 , 가
StrongARM , MMU
ARM7



2. ARM7 Exception

(4) Exception

ARM7 FIQ(Fast Interrupt reQuest) IRQ

ARM7 Exception

(Interrupt reQuest), Abort, Software Interrupt, Undefined Instruction Trap Exception CPU Software Interrupt ARM7 Exception


3. ARM7 가 User 가 Mode, FIQ Mode, IRQ Mode, Supervisor Mode, Abort Mode, Undefined Mode가 CPU R0 R15 FIQ가 R8 R14 7 FIQ User 7 가 R8 R14 PSR(Status Register) PSR Exception Abort CPU가 가

User32	FIQ32	Supervisor32	Abort32	IRQ32	Undefined32
R0	R0	R0	R0	R0	R0
R1	R1	R1	R1	R1	R1
R2	R2	R2	R2	R2	R2
R3	R3	R3	R3	R3	R3
R4	R4	R4	R4	R4	R4
R5	R5	R5	R5	R5	R5
R6	R6	R6	R6	R6	R6
R7	R7	R7	R7	R7	R7
R8	R8_fiq	R8	R8	R8	R8
R9	R9_fiq	R9	R9	R9	R9
R10	R10_fiq	R10	R10	R10	R10
R11	R11_fiq	R11	R11	R11	R11
R12	R12_fiq	R12	R12	R12	R12
R13	R13_fiq	R13_svc	R13_abt	R13_irq	R13_und
R14	R14_fiq	R14_svc	R14_abt	R14_irq	R14_und
R15(PC)	R15(PC)	R15(PC)	R15(PC)	R15(PC)	R15(PC)

16 + 7 + 2 + 2 + 2 + 2 = Total 31 General Purpose Registers

3. ARM7 General Register

SPSR_fiq, SPSR_svc, SPSR_abt, SPSR_irq, SPSR_und, PSR, CPSR 6 가 . SPSR CPSR 가 , 가 , IRQ가 User CPSR SPSR_irq . IRQ CPSR SPSR_irq . IRQ가 SPSR_irq CPSR CPSR .



4. ARM7 Status Register

(3) Exception
ARM7 IRQ, FIQ 가 CPU CPSR 가 .
Exception
1) Reset (가)
2) Data abort
3) FIQ
4) IRQ
5) Prefetch abort
6) Undefined Instruction, Software Interrupt

2) Stack Pointer(R13)
ARM7 Stack 가 , SP R13 , R13 Push Pop , ARM7
(2)Link Register(R14)ARM7 CALL, RET Branch with Link (BL) , CALL PC(R15) LR(R14) PC(R15) RET mov

4. ARM7

ARM7 R0 R15 16 . , 가 16 . (PC) (SP) CPU (Exception) R0 R15 .

(1) Special Purpose General Register

1) Program Counter(R15)
R15 CPU PC . 가 R15 , ARM PC R15 .

pc, lr .
(3) Status Register
4 ARM7 32 Status Register가 6 . 6 Status Register PSR , CPSR Current Processor Status Register . PSR Flag Bits Control Bits

1) Flag Bits
- Negative/Less Than Flag : N 가 .
- Zero Flag : Z

가 0 8086
 - Carry/Borrow/Extend Flag : C
 Shift C OS_CPU.H, OS_CPU_A.S, OS_CPU.C
 - Overflow Flag : V
 가
 2) Control Bits
 - IRQ / FIQ Disable Bit : ARM7 1. OS_CPU.H
 IRQ FIQ OS_CPU.H #define macro
 - Mode Bits : M0 M4 CPU . 1 OS_CPU.
 6 , ARM7 6 H StrongARM OS_CPU.
 가 H
 #define OS_ENTER_CRITICAL() *ICMR
 = 0x00008000
 #define OS_EXIT_CRITICAL() *ICMR =
 0x04008000 critical section
 disable ,
 enable Mask Bit
 ,
 ,
 가 . ARM #define OS_TASK_SW() OSCtxSw()
 OS_TASK_SW()가 ,
 , 8086 jz, jc context switching ,
 가 Task Running .
 ARM 2. OS_CPU_C.C
 Task가 2 Task stack
 , full stack .
 , CPSR Flag Register
 , R0 Task 가 .
 ARM7 Entry Point Task가 Task start
 가 pointer가 .
 ARM7 uC/OS 3. OS_CPU_A.S
 UC/OS-II 4
 Target Board StrongARM . OSCtxSw(), OSStartHighRdy(),
 SA1100 . OSIntCtxSw(), OSTickISR() . In-line

1. OS_CPU.H

```

typedef unsigned char  BOOLEAN;

typedef unsigned char  INT8U;
    /* Unsigned 8 bit quantity */
typedef signed  char  INT8S;
    /* Signed 8 bit quantity */

typedef unsigned short INT16U;
    /* Unsigned 16 bit quantity */
typedef signed  short INT16S;
    /* Signed 16 bit quantity */

typedef unsigned long  INT32U;
    /* Unsigned 32 bit quantity */
typedef signed  long  INT32S;
    /* Signed 32 bit quantity */

typedef float          FP32;
    /* Single precision floating point*/
typedef double         FP64;
    /* Double precision floating point*/

typedef unsigned int  OS_STK;
    /* Each stack entry is 16-bit wide*/
#define BYTE          INT8S
    /* Define data types for backward
    compatibility ... */
#define UBYTE         INT8U
    /* . to uC/OS V1.xx. Not actually
    needed for ... */
#define WORD          INT16S
    /* ... uC/OS-II. */
#define UWORD         INT16U
#define LONG          INT32S
#define ULONG         INT32U

#define OS_ENTER_CRITICAL()
    *ICMR=0x00008000
#define OS_EXIT_CRITICAL()
    *ICMR=0x04008000
#define OS_TASK_SW()
    OSCtxSw()
    
```

가 OS_CPU.C

(1) OSStartHighRdy()
3 StrongARM

2. task stack

```

Stk = (INT32U *)ptos; /* Load stack pointer */
*(--stk) = (INT32U)0; /* Dummy Data */
*(--stk) = (INT32U)task; /* Entry Point -> PC */
*(--stk) = (INT32U)0; /*r14 */
*(--stk) = (INT32U)0; /*r12 */
*(--stk) = (INT32U)0; /*r11 */
*(--stk) = (INT32U)0; /*r10 */
*(--stk) = (INT32U)0; /*r9 */
*(--stk) = (INT32U)0; /*r8 */
*(--stk) = (INT32U)0; /*r7 */
*(--stk) = (INT32U)0; /*r6 */
*(--stk) = (INT32U)0; /*r5 */
*(--stk) = (INT32U)0; /*r4 */
*(--stk) = (INT32U)0; /*r3 */
*(--stk) = (INT32U)0; /*r2 */
*(--stk) = (INT32U)0; /*r1 */
*(--stk) = (INT32U)pdata; /*r0 */
*(--stk) = (INT32U)0; /* CPSR */
    
```

OSStartHighRdy() . (2) (4)
 , (5) (6) 가
 TCB 가 . (10)
 Task context load , Task .
 (2) OSCtxSw()
 OSCtxSW() Context switching Task
 . (1) (4) Switching
 Task address, context CPSR
 . (9) (17) 가 가 Task
 Task 가 , (18) (20)
 Task context Task
 4 .
 (3) OSIntCtxSw()
 ContextOS_CORE.C OSIntExit()
 , 가
 Task , Task가
 Task , Task가
 , context switching
 enable Mask bit
 , stack pop Task
 5 .
 (4) OSTickISR()
 1/100 Timer Clock

3. OSStartHighRdy()

```

; Call user defined task switch hook
(1) BL OSTaskSwHook

; Indicate that multitasking has started
(2) LDR r0,=OSRunning
(3) MOV r1,#1
(4) STRB r1,[r0]

; r0 <= &OSTCBHighRdy
(5) LDR r0,=OSTCBHighRdy
; r0 <= OSTCBHighRdy
(6) LDR r0,[r0]

; sp <= OSTCBHighRdy->OSTCBStkPtr
(7) LDR sp,[r0]

; restore SP...
(8) LDMFD sp!, {r0}
(9) MSR CPSR_flg,r0

; Load task's context & Run task
(10) LDMFD sp!,{r0 - r12, lr, pc}
    
```

4. OSCtxSw()

```

; push resume address
(1) STMFD sp!, {lr}
; push rest context
(2) STMFD sp!, {r0 - r12, lr}
(3) MRS r0,CPSR
; push CPSR
(4) STMFD sp!, {r0}
; r0 <= &OSTCBCur
(5) LDR r0,=OSTCBCur
; r0 <= OSTCBCur
(6) LDR r0,[r0]
; OSTCBCur->OSTCBStkPtr = sp
(7) STR sp,[r0]

; Call user defined task switch hook
(8) BL OSTaskSwHook

; r0 <= &OSTCBCur
(9) LDR r0,=OSTCBCur
; r1 <= &OSTCBHighRdy
(10) LDR r1,=OSTCBHighRdy

; r2 <= OSTCBHighRdy
(11) LDR r2,[r1]
; OSTCBCur = OSTCBHighRdy
(12) STR r2,[r0]

; r0 <= &OSPrioCur
(13) LDR r0,=OSPrioCur
; r1 <= &OSPrioHighRdy
(14) LDR r1,=OSPrioHighRdy

; r3 <= OSPrioHighRdy
(15) LDRB r3,[r1]
; OSPrioCur = OSPrioHighRdy
(16) STRB r3,[r0]

; sp <= OSTCBHighRdy->OSTCBStkPtr
(17) LDR sp,[r2]

; restore SP...
(18) LDMFD sp!,{r0}
(19) MSR CPSR_flg,r0
; Load task's context & Run task
(20) LDMFD sp!,{r0 - r12, lr, pc}
    
```

Time Clock , Time
 Time Clock

strongARM SA-1100

가 ARM CPU Intel
 strongARM SA-1100 . ARM
 CPU CORE
 . CPU StrongARM
 ARM7 core . onboard memory
 (SRAM, DRAM, Flash, and ROM), LCD panels,
 touch screen, Keyboard, audio accessories
 (telephone jack, microphone, speaker), PCMCIA
 connector, serial I/O interface(USB port, IrDA
 infrared support, SDLC port, two UART ports),
 logic analyzer connectors

. RTOS CPU
 , I/O 가

ARM 가
 5
 6

5. OSIntCtxSw()

```

ADD    sp,sp,#4
:r0 <= &OSTCBCur
LDR    r0,=OSTCBCur
:r0 <= OSTCBCur
LDR    r0,[r0]
:OSTCBCur->OSTCBStkPtr = sp
STR    sp,[r0]
: Call user defined task switch hook
BL     OSTaskSwHook

:r0 <= &OSTCBCur
LDR    r0,=OSTCBCur
:r1 <= &OSTCBHighRdy
LDR    r1,=OSTCBHighRdy

:r2 <= OSTCBHighRdy
LDR    r2,[r1]
:OSTCBCur = OSTCBHighRdy
STR    r2,[r0]

:r0 <= &OSPrioCur
LDR    r0,=OSPrioCur
:r1 <= &OSPrioHighRdy
LDR    r1,=OSPrioHighRdy

:r3 <= OSPrioHighRdy
LDRB   r3,[r1]
:OSPrioCur = OSPrioHighRdy
STRB   r3,[r0]

:sp <= OSTCBHighRdy->OSTCBStkPtr
LDR    sp,[r2]

;+ICMR=0x04008000-> OS_EXIT_CRITICAL();
LDR    r0,=ICMR
LDR    r1,=0x04008000
STR    r1,[r0]

: restore SP...
LDMFD  sp!,{r0}
MSR    CPSR_flg,r0
: Load task's context & Run task
LDMFD  sp!,{r0 - r12, lr, pc}
    
```

6. OSTickISR()

```


; Set Next Timer Clock about 1/100 sec..
LDR    r0,=OSCR
LDR    r0,[r0]
LDR    r1,=0x8fd2
ADD    r0,r0,r1
LDR    r1,=OSMR0
STR    r0,[r1]

; Notify uC/OS-II of ISR
LDR    r0,=OSIntNesting
LDRB   r1,[r0]
ADD    r1,r1,#1
STRB   r1,[r0]

; Process system tick
BL     OSTimeTick
; Notify uC/OS-II of end of ISR
BL     OSIntExit

LDMFD  sp!,{r0}

MSR    CPSR_flg,r0
LDMFD  sp!,{r0 - r12, lr, pc}
    
```




1. (ARM SDT)

512K SRAM

ROM

ARM SDT(Software Devel-



5. SA-1100

opment Toolkit) v2.5 Evaluation version

ARM

- ARM SDT
- C, ASM
- ARM Project Manager

Tools -> Configure -> <cc>= armcc

- *
- Addressing Mode : 32 Bit
- Processor : ARM7TDMI
- Byte Sex : Little Endian
- 2) Link Option


, ROM RAM

CPU

- tree
- SA-1100
- (1) ARM project Manager
- 1) C Compiler option

- * armlink option
- Tools -> Configure -> armlink
- * Output page
- Output Format : ARM ELF image fromat
- * Entry and Base page
- Read-only:0x8000
- * imageLayout page
- object file : init.o
- are Name : init

* <cc>= armcc option



6. Block diagram



7. KS32C50100

init.o file

. UC/OS

, UART,

2.

가 . ARM Project Manager
 uC/OSII 가 task
 source,

3.

12

uC/OS


ARM 가

(1) sa1100.a


ARM

(2) EX11.c (13)


task




8. Compiler Configuration




10. Linker Configuration - Entry and Base



9. Linker Configuration - Output



11. Linker Configuration - Image Layout Page



12.

```

/*****
 *
 *                               MAIN Ex11.c
 *****/
void C_Entry(void)
(
    PutS("C_Entry..Wa");
    OSInit(); /* Initialize uC/OS-II */
    PutS("OS Init ended...Wa");
    OSTaskCreate(TaskStart, (void *)0, (void *)&TaskStartStk[TASK_STK_SIZE - 1], 0);
    PutS("Now OSStart!...Wa");
    OSStart(); /* Start multitasking */
)
/*****
 *
 *                               STARTUP TASK
 *****/
void TaskStart (void *data)
(
    char s[100];
    *OSMR0=*OSCR+0x8fd2;
    *OIER=1;
    PutS("TaskStart!Wa");
    OSStatInit(); /* Initialize uC/OS-II's statistics */
    OSTaskCreate(Task1, NULL, (void *)&TaskStk[0][TASK_STK_SIZE - 1], 1);
    OSTaskCreate(Task2, NULL, (void *)&TaskStk[1][TASK_STK_SIZE - 1], 2);
    OSTaskCreate(Task3, "Hello Task 3.", (void *)&TaskStk[2][TASK_STK_SIZE - 1], 3);
    for (;;) {
        OSTimeDlyHMSM(0, 0, 1, 0); /* Wait one second */
    }
)
/*$PAGE*/
)
/*****
 *
 *                               TASKS
 *****/
void Task1(void *data)
(
    for (;;) {
        PutS("Task1...");
        OSTimeDly(100);
    }
)
void Task2(void *data)
(
    for (;;) {
        PutS("Task2...");
        OSTimeDly(250);
    }
)
void Task3(void *data)
(
    for (;;) {
        PutS(data);
        OSTimeDly(70);
    }
)

```

13. Ex11.c

3	task	OS가	task 1, task 2	task가
	PutS()		Task1 Task2	. Task3
		startup	Hello Task 3..	task가
task	1	LED	가	task가 가

4. RTOS 가


uC/OS

ARM uC/OS가 x86 task

ARM CPU 가 Network application

ARM 가 RTOS 가

가, 가



-- --

ARM ARM Core ARM7, ARM9, ARM10 ARM7

ARM7TDMI, ARM7TDMI-S, ARM710T, ARM720T, ARM740T Intel

StrongARM

T Thumb 8,16Bit

가 ARM7TDMI가 ARM9 Core

ARM9 Harvard 가

ARM920T, ARM940T 400MIPS ARM10 Thumb

ARM7

Intel StrongARM SA1100, SA1110, SA1111

SA1110 Cirrus, Atmel ARM

Samsung, Hyundai

-- --

- devtools.ns4/html/dev_tools?OpenDocument &style=Dev_Tools

http://www.intel.com

- StrongArm SA-100 -

http://developer.intel.com/design/strong/ http://www.samsungsemo.com

-ARM ks50100 board, Source

http://www.arm.com http://www.intl.samsungsemo.com/

-ARM SDT System_LSI/Communication/

Free Evaluation version Download Embedded_Controller/KS32C50100/

http://www.arm.com/sitearchitek/ KS32C50100.htm